Microprocessor level crossing signaling system for two level crossings. Design stage.